<< Return to Portfolio
Xilinx Logo  
HomeProductsSupportEducationOnline StoreContact
  |  Silicon Solutions  |  Design Resources  |  Services  |  Documentation  |  



Advanced

  Configuration Solutions
  Connectivity Central
  DSP Central
  Design Tools Center
  High-Speed Design
  Intellectual Property
  Memory Corner
  Partnerships
  Processor Central
    Controllers
    Embedded Design Products
    Embedded Design Technologies
    Hard Processors
    Processor IP and Bus Interfaces
    Resources
    Soft Processors



 
Home : Products and Services : Design Resources : Processor Central : FPC Calculator
Xilinx FPC Calculator

 
 

The Field Programmable Controller (FPC) Calculator is an online tool to help you easily calculate MicroBlaze™ IP core size usage in Spartan-IIE™ or Spartan-3™ devices.

Step 1: Select the MicroBlaze IP core you plan to use in your processor system.

Step 2: At the bottom of the tool, click on "Calculate Total Logic Cell Count" to determine the target Spartan-IIE or Spartan-3 FPGA.

Spartan™-IIE Logo MicroBlaze™ Logo Spartan™-3 Logo
 
MIN
MAX
     
MicroBlaze Soft Processor  
None  
Infrastructure IP Cores    
OPB Arbiter & Bus Structure, 2M x 2S MIN MAX
OPB Arbiter & Bus Structure, 4M x 4S MIN MAX
OPB Arbiter & Bus Structure, 8M x 8S MIN MAX
None  
OPB2OPB Bridge Lite  
None  
LMB Bus Structure, 1 S  
LMB Bus Structure, 2 S  
LMB Bus Structure, 3 S  
LMB Bus Structure, 4 S  
None  
OPB2PCI Full Bridge (32/33) ($), No DMA  
OPB2PCI Full Bridge (32/33) ($), w/ DMA  
None  
Memory IP Cores    
OPB EMC (Flash, SRAM, and ZBT), 1 Mem Device  
OPB EMC (Flash, SRAM, and ZBT), 4 Mem Device  
OPB EMC (Flash, SRAM, and ZBT), 8 Mem Device  
None  
OPB EMC (Flash, SRAM, and ZBT), 8-Bit Data Width  
OPB EMC (Flash, SRAM, and ZBT), 16-Bit Data Width  
OPB EMC (Flash, SRAM, and ZBT), 32-Bit Data Width  
None  
OPB BRAM Controller  
None  
OPB DDR Controller  
None  
OPB SDRAM Controller, 8-Bit Data Width  
OPB SDRAM Controller, 16-Bit Data Width  
OPB SDRAM Controller, 32-Bit Data Width  
None  
Peripheral IP Cores    
OPB 10/100 Ethernet MAC ($), Minimal IPIF  
OPB 10/100 Ethernet MAC ($), IPIF, No DMA  
OPB 10/100 Ethernet MAC ($), IPIF, w/ Simple DMA  
OPB 10/100 Ethernet MAC ($), IPIF, w/ SG DMA  
None  
OPB 10/100 Ethernet MAC Lite ($), Full Duplex  
OPB 10/100 Ethernet MAC Lite ($), Half Duplex  
None  
OPB ATM Utopia Level 2 Slave ($), Minimal IPIF  
OPB ATM Utopia Level 2 Slave ($), IPIF, No DMA  
OPB ATM Utopia Level 2 Slave ($), IPIF, w/ Simple DMA  
OPB ATM Utopia Level 2 Slave ($), IPIF, w/ SG DMA  
None  
OPB ATM Utopia Level 2 Master ($), Minimal IPIF  
OPB ATM Utopia Level 2 Master ($), IPIF, No DMA  
OPB ATM Utopia Level 2 Master ($), IPIF, w/ Simple DMA  
OPB ATM Utopia Level 2 Master ($), IPIF, w/ SG DMA  
None  
OPB Single Channel HDLC ($), IPIF, No DMA  
OPB Single Channel HDLC ($), IPIF, w/ Simple DMA  
OPB Single Channel HDLC ($), IPIF, w/ SG DMA  
None  
OPB I2C Master & Slave ($)  
None  
OPB SPI Master & Slave, w/o Rx & Tx FIFOs  
OPB SPI Master & Slave, w/ Rx & Tx FIFOs  
None  
OPB Interrupt Controller, 2 Interrupts MIN MAX
OPB Interrupt Controller, 4 Interrupts MIN MAX
OPB Interrupt Controller, 8 Interrupts MIN MAX
OPB Interrupt Controller, 16 Interrupts MIN MAX
OPB Interrupt Controller, 32 Interrupts MIN MAX
None  
OPB UART 16450 ($)  
None  
OPB UART 16550 ($)  
None  
OPB UART Lite MIN MAX
None  
OPB UART JTAG MIN MAX
None  
OPB Timebase / WDT  
None  
OPB Timer / Counter  
None  
OPB GPIO, 1 I/O  
OPB GPIO, 8 I/Os  
OPB GPIO, 16 I/Os  
OPB GPIO, 32 I/Os  
None  
IPIF Modules IP Cores    
OPB IPIF-Slave Attachment, S Only w/o Burst  
OPB IPIF-Slave Attachment, S Only w/ Burst  
OPB IPIF-Slave Attachment, M & S w/ Burst  
None  
OPB IPIF-Master Attachment, Single M  
OPB IPIF-Master Attachment, Dual M Arbitration  
None  
IPIF Address Decode, SRAM Decode  
IPIF Address Decode, 1 Reg Decode  
IPIF Address Decode, 8 Reg Decode  
IPIF Address Decode, 32 Reg Decode  
None  
IPIF Interrupt Control, 1 Interrupt MIN MAX
IPIF Interrupt Control, 4 Interrupt MIN MAX
IPIF Interrupt Control, 8 Interrupt MIN MAX
IPIF Interrupt Control, 16 Interrupt MIN MAX
None  
IPIF Read Packet FIFO, 4 x 16 MIN MAX
IPIF Read Packet FIFO, 32 x 512 MIN MAX
IPIF Read Packet FIFO, 64 x 16K MIN MAX
None  
IPIF Write Packet FIFO, 4 x 16 MIN MAX
IPIF Write Packet FIFO, 32 x 512 MIN MAX
IPIF Write Packet FIFO, 64 x 16K MIN MAX
None  
IPIF DMA, 1 Channel  
IPIF DMA, 2 Channels  
None  
IPIF Scatter Gather, 1 Channel  
IPIF Scatter Gather, 2 Channels  
None  
IP Cores Calculator
Targeted Device:    Spartan-IIE
or:    Spartan-3
 
 
Training Modules
Spartan-3 FPGAs
Spartan-IIE FPGAs
MicroBlaze Soft Processor
MicroBlaze Discussion Forum
Xilinx Competitive Advantages
FPC Seminar

  Trademarks
Legal Information
Privacy Policy
| Silicon Solutions | Design Resources | Services | Documentation |
| Home | Products and Services | End Markets | Support | Education | Online Store | Contact |
(C) Copyright 1994-2004 Xilinx, Inc. All Rights Reserved